PCB Manufacturer & PCB Assembly

Case Analysis of Signal Integrity Verification (2)

Posted on November 28, 2018 by G

Signal integrity issues have different ways of expressing them. The timing problem is always the first, and the shortening of the signal rise time and fall time will first cause timing problems in the designed system. Secondly, signal oscillation, signal overshoot and undershoot due to transmission line effects can pose a great threat to the fault tolerance and monotonicity of the design system. In slow systems, interconnect delays and signal oscillations are often overlooked by design engineers, primarily because signal sway caused by transmission line effects has sufficient time to stabilize in slow systems. However, as signal transitions continue to increase and system clock frequencies continue to increase, the time it takes for signals to travel between devices and prepare for clock timing is greatly reduced. The severity of the problem has suddenly increased and the likelihood of failure has increased rapidly.

3032 5 0 Shares

Case Analysis of Signal Integrity Verification (1)

Posted on November 28, 2018 by G

Regarding signal integrity issues, when the system clock exceeds 50 MHz, the signal interconnect on the board introduces signal delays on the timing path, and these signal delays constrain the performance of the board-level design. How the transmission line effect will quickly introduce serious signal integrity issues like signal oscillation, overshoot and undershoot, and how these issues will threaten the noise tolerance of the design and the monotonic consistency principle of the design.

2901 5 0 Shares

Applying PCB Design Tools to Solve SI Problems

Posted on November 28, 2018 by G

Such as skin effect and dielectric loss, effects of vias and connectors, differential signaling and routing considerations, power distribution and EMI control.

3047 4 0 Shares

Tag: Gigabit system PCB PCB material

Signal Integrity Design for Gigabit Device PCBs

Posted on November 28, 2018 by G

This article focuses on some of the signal integrity issues that PCB design needs to consider in gigabit device data transfers.

3147 1 0 Shares

Signal Integrity Research: Understanding Critical Length

Posted on November 26, 2018 by G

Many people are very vague about the concept of the critical length of the lines on the PCB. Even many people don't even know the concept. If you design a high-speed circuit board but don't know the concept, you can be sure that the final board may not work stably. And you are confused, you can't start debugging.

3241 1 0 Shares

Signal Integrity Research: Emphasis on Signal Rise Time

Posted on November 26, 2018 by G

The rise time of the signal is critical to understanding the signal integrity problem. Most of the problems in high-speed pcb design are related to it, and you must pay enough attention to him.

3009 1 0 Shares

PCB Simulation and Design of DDR3 Memory

Posted on November 26, 2018 by G

Today's computer system DDR3 memory technology has been widely used, and the data transmission rate has been repeatedly improved, and has now reached 1866Mbps. Under such high-speed bus conditions, to ensure the reliability of data transmission quality and meet the timing requirements of parallel buses, it poses great challenges to design implementation.

3348 1 0 Shares

Through Hole Design of PCB Impedance Controlled

Posted on November 23, 2018 by G

To maintain signal integrity on printed circuit boards, a unique approach to inter-layer interconnects (vias) that allows the trace impedance to be accurately matched should be used.

3029 1 0 Shares

Signal Integrity Analysis of MCM High Speed Circuit Layout Design

Posted on November 23, 2018 by G

With the increase of package density and the increase of operating frequency, the signal integrity problem in MCM circuit design can not be ignored. Taking the detector circuit as an example, this paper firstly uses APD software to realize the layout and layout design of the circuit, and then combines the signal integrity analysis to adjust the circuit layout and wiring structure repeatedly. The final Spectra Quest software simulation results show that the improved circuit layout and routing Meet signal integrity requirements while maintaining high simulation accuracy.

3189 1 0 Shares

The First 12 Reasons for the Designation of DC Trace Impedance

Posted on November 20, 2018 by G

More and more manufacturers are requesting the DC trace impedance on the PCB. The reasons for specifying and controlling the DC trace impedance are given below from the designer's point of view.

3044 5 0 Shares

Serial Bus Design Related Advantages Analysis Solution

Posted on November 20, 2018 by G

As the current demand for speed and bandwidth for communications and computer systems continues to rise, system designers are facing a severe test. The parallel bus structure tested in time series is close to the limit of its capability, and the bus width is now over 64 bits, which makes the circuit layout extremely complicated. In addition, the large number of signals in a wide parallel bus are also very cumbersome to synchronize, especially as these signals are subject to random factors such as noise and crosstalk.

3105 1 0 Shares

Signal Integrity Analysis Models in Common PCB Board Level

Posted on November 15, 2018 by G

In order to perform circuit simulation, it is necessary to first build a model of the component, that is, for the various components supported by the circuit simulation program, there must be a corresponding mathematical model to describe them in the simulation program, that is, a calculation formula that can be calculated by a computer. To express them.

3074 1 0 Shares

IBIS Model - Signal Integrity Analysis Models

Posted on November 15, 2018 by G

IBIS is the abbreviation of I/OBufferInformationSpecification. It is a fast and accurate method for I/OBUFFER based on I/V curve. It is an international standard that reflects the electrical characteristics of chip driver and receiver. It provides a standard file. The format is used to record parameters such as drive source output impedance, rise/fall time, and input load. It is ideal for calculation and simulation in high-speed circuit design such as oscillation and crosstalk.

4535 1 0 Shares

SPICE model, Verilog-AMS model and VHDL-AMS model

Posted on November 15, 2018 by G

Common PCB board level signal integrity analysis model

4974 2 0 Shares

How to use the IBIS model for signal integrity analysis

Posted on November 12, 2018 by G

Knowing the basic principles of the IBIS model, it is easy to perform signal integrity analysis on the designed circuit. Due to the high precision and transparency of the IBIS model, it was supported by major EDA vendors as soon as it was introduced. Now all kinds of EDA tools have the function of system simulation using IBIS model, and some of them integrate with PCB design tools. In the design process, the simulation of signals can be directly performed online, which is very convenient to use.

4012 1 0 Shares

Designing Signal Integrity Analysis for High Speed Circuits

Posted on November 12, 2018 by G

With the advancement of technology, the signal blocking time of high-speed integrated circuits has reached several hundred ps, and the clock frequency can reach several hundred MHz. Such a high edge rate causes a large number of interconnect lines on the printed circuit board to be produced in low-speed circuits. The transmission line effect causes distortion of the signal, which seriously affects the correct transmission of the signal. If the board design is not considered, the circuit with the correct logic function will not work properly when debugging. In order to solve this problem, signal integrity analysis must be carried out when designing high-speed circuits. The system is thoroughly simulated by virtual template, and the influence of circuit layout and routing on signal integrity is accurately analyzed, and the circuit design is guided. In this way, many problems that can be found in debugging can be solved during the design, which greatly improves the design success rate and shortens the design cycle.

2849 1 0 Shares

Signal Integrity Analysis of MCM Place and Route Design

Posted on November 09, 2018 by G

As the packing density increases and the operating frequency increases, the signal integrity problem in MCM circuit design cannot be ignored. Taking the detector circuit as an example, this paper firstly uses APD software to realize the layout and layout design of the circuit, and then combines the signal integrity analysis to adjust the circuit layout and wiring structure repeatedly. The final Spectra Quest software simulation results show that the improved circuit layout and routing Meet signal integrity requirements while maintaining high simulation accuracy.

2906 1 0 Shares

Software Implementation of MCM High Speed Circuit Layout Design

Posted on November 09, 2018 by G

With the development of integrated circuit process technology, the operation speed of multi-chip components is getting higher and higher, and the processing of high-speed signals has become the key to the success of MCM circuit design. When the rising or falling edge of the clock signal is small, the transmission line effect is caused, that is, signal integrity problems occur.

3170 1 0 Shares

Signal Integrity Analysis of High Speed DSP Systems

Posted on November 07, 2018 by G

Combine an actual DSP high-speed image data acquisition system to illustrate the generation of signal integrity problems and specific solutions.

2955 1 0 Shares

Signal integrity issues for high speed DSP data acquisition

Posted on November 07, 2018 by G

At present, the increasingly fine semiconductor process makes the transistor size smaller and smaller, so the signal transition of the device is faster and faster, the fast slope transient of the high-speed digital system and the extremely high operating frequency, and the large circuit density. This has led to signal integrity issues and electromagnetic compatibility issues in the field of high-speed digital circuit system design. Destroying signal integrity directly leads to signal distortion, timing errors, and incorrect data, address, and control signals, which can cause misoperations and even system crashes. Therefore, signal integrity issues have increasingly attracted the attention of high-speed digital circuit designers.

3260 1 0 Shares

Case Analysis of Signal Integrity Verification (2)

Case Analysis of Signal Integrity Verification (1)

Applying PCB Design Tools to Solve SI Problems

Signal Integrity Design for Gigabit Device PCBs

Signal Integrity Research: Understanding Critical Length

Signal Integrity Research: Emphasis on Signal Rise Time

PCB Simulation and Design of DDR3 Memory

Through Hole Design of PCB Impedance Controlled

Signal Integrity Analysis of MCM High Speed Circuit Layout Design

The First 12 Reasons for the Designation of DC Trace Impedance

Serial Bus Design Related Advantages Analysis Solution

Signal Integrity Analysis Models in Common PCB Board Level

IBIS Model - Signal Integrity Analysis Models

SPICE model, Verilog-AMS model and VHDL-AMS model

How to use the IBIS model for signal integrity analysis

Designing Signal Integrity Analysis for High Speed Circuits

Signal Integrity Analysis of MCM Place and Route Design

Software Implementation of MCM High Speed Circuit Layout Design

Signal Integrity Analysis of High Speed DSP Systems

Signal integrity issues for high speed DSP data acquisition

Categories

Recommended Article:

BLOG

Case Analysis of Signal Integrity Verification (2)

Case Analysis of Signal Integrity Verification (1)

Applying PCB Design Tools to Solve SI Problems

Signal Integrity Design for Gigabit Device PCBs

Signal Integrity Research: Understanding Critical Length

Signal Integrity Research: Emphasis on Signal Rise Time

PCB Simulation and Design of DDR3 Memory

Through Hole Design of PCB Impedance Controlled

Signal Integrity Analysis of MCM High Speed ​​Circuit Layout Design

The First 12 Reasons for the Designation of DC Trace Impedance

Serial Bus Design Related Advantages Analysis Solution

Signal Integrity Analysis Models in Common PCB Board Level

IBIS Model - Signal Integrity Analysis Models

SPICE model, Verilog-AMS model and VHDL-AMS model

How to use the IBIS model for signal integrity analysis

Designing Signal Integrity Analysis for High Speed ​​Circuits

Signal Integrity Analysis of MCM Place and Route Design

Software Implementation of MCM High Speed ​​Circuit Layout Design

Signal Integrity Analysis of High Speed ​​DSP Systems

Signal integrity issues for high speed DSP data acquisition

Categories

Recommended Article:

Signal Integrity Analysis of MCM High Speed Circuit Layout Design

Designing Signal Integrity Analysis for High Speed Circuits

Software Implementation of MCM High Speed Circuit Layout Design

Signal Integrity Analysis of High Speed DSP Systems